The “pipeline” technique and the $\beta$ machine

The basic idea of a pipeline

- A pipeline is useful to increase the rate at which a deep combinatorial circuit can process data.

- Setting up a pipeline is done by splitting the circuit into layers (or stages) and separating these layers with registers.

- The data is saved in the registers between successive layers. Several cycles are needed to process the data, but each cycle can be substantially shorter.

- The transit time of the data through the circuit is unchanged or slightly increased, but the rate at which data can be provided to the circuit is significantly increased.
A pipeline for the $\beta$ machine

- In the implementation of the $\beta$ machine under consideration, the combinatorial logic is composed of four clearly identifiable stages.
  - Reading the instruction from memory: Instruction Fetch (IF);
  - Reading the arguments in the registers: Register Fetch (RF);
  - Computation by the ALU: ALU;
  - Reading data from memory (instruction $\text{ld}$): Memory (MEM);
  - and ends with the result being written back to the registers: Write Back (WB).

- A pipeline with four stages would thus be a natural choice. However, to simplify the presentation, we will start with a 2-stage pipeline: IF et EXE (execute).

A $\beta$ machine with a 2-stage pipeline

The operation of the 2-stage pipeline

At all times, two instructions are being executed: one at the IF stage, one at the EXE stage.

Consider, for example, the following program:

```
ADDC(r1, 1, r2)
SUBC(r1, 1, r3)
XOR(r1, r5, r1)
MUL(r2, r6, r0)
```

The state of the pipeline evolves as described below.

```
<table>
<thead>
<tr>
<th>i</th>
<th>i+1</th>
<th>i+2</th>
<th>i+3</th>
<th>i+4</th>
<th>i+5</th>
<th>i+6</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ADDC</td>
<td>SUBC</td>
<td>XOR</td>
<td>MUL</td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>EXE</td>
<td>ADDC</td>
<td>SUBC</td>
<td>XOR</td>
<td>MUL</td>
<td>...</td>
<td></td>
</tr>
</tbody>
</table>
```

The operation of the 2-stage pipeline: The problem with jumps

When a jump or branch (JMP or BXX) instruction appears, a problem occurs since the next instruction has already been read.

Let’s consider for example:

```
LOOP: ADD(r1, r3, r3)
CMPLE(r3, 100, r0)
BT(r0, LOOP)
XOR(r3, -1, r3)
```

If the branch has to be executed, the pipeline is in an incoherent state.

```
<table>
<thead>
<tr>
<th>i</th>
<th>i+1</th>
<th>i+2</th>
<th>i+3</th>
<th>i+4</th>
<th>i+5</th>
<th>i+6</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ADD</td>
<td>CMP</td>
<td>BT</td>
<td>XOR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EXE</td>
<td>ADD</td>
<td>CMP</td>
<td>BT</td>
<td>???</td>
<td>...</td>
<td></td>
</tr>
</tbody>
</table>
```
The operation of the 2-stage pipeline: Solutions to the branch/jump problem

There are two types of solutions for this problem.

- **Hardware solutions**: the hardware "cancels" the instruction following jumps that are followed.
- **Software solutions**: a branch/jump is always followed by an instruction that does nothing (NOP), or by a non problematic useful instruction.

---

**A β machine with a 2-stage pipeline**

A hardware solution to the jump/branch problem – example

For the following program LOOP: ADD(r1, r3, r3)

CMPLE(r3, 100, r0)

BT(r0, LOOP)

XOR(r3, -1, r3)

If the branch is executed, the pipeline behaves as follows.

<table>
<thead>
<tr>
<th>time</th>
<th>i</th>
<th>i+1</th>
<th>i+2</th>
<th>i+3</th>
<th>i+4</th>
<th>i+5</th>
<th>i+6</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ADD</td>
<td>CMP</td>
<td>BT</td>
<td>XOR</td>
<td>ADD</td>
<td>CMP</td>
<td>BT</td>
</tr>
<tr>
<td>EXE</td>
<td>ADD</td>
<td>CMP</td>
<td>BT</td>
<td>XOR</td>
<td>ADD</td>
<td>CMP</td>
<td></td>
</tr>
</tbody>
</table>

**A β machine with a 2-stage pipeline**

A first software solution – example

A NOP instruction is added after the branch.

LOOP: ADD(r1, r3, r3)

CMPLE(r3, 100, r0)

BT(r0, LOOP)

NOP()

XOR(r3, -1, r3)

The NOP instruction is always executed after the branch but has no effect.

<table>
<thead>
<tr>
<th>time</th>
<th>i</th>
<th>i+1</th>
<th>i+2</th>
<th>i+3</th>
<th>i+4</th>
<th>i+5</th>
<th>i+6</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ADD</td>
<td>CMP</td>
<td>BT</td>
<td>NOP</td>
<td>ADD</td>
<td>CMP</td>
<td></td>
</tr>
<tr>
<td>EXE</td>
<td>ADD</td>
<td>CMP</td>
<td>BT</td>
<td>NOP</td>
<td>ADD</td>
<td>CMP</td>
<td></td>
</tr>
</tbody>
</table>
**A β machine with a 2-stage pipeline**

A second software solution — example

The preceding program is rewritten as follows.

LOOP: ADD(r1, r3, r3)

LOOPx: CMPLEC(r3, 100, r0)

BT(r0, LOOPx)

ADD(r1, r3, r3)

SUB(r3, r1, r3)

XOR(r3, -1, r3)

The instruction inserted after the BT is an instruction that must anyway be executed after the branch is taken (the majority of cases) and the effect of this instruction is compensated for if the branch is not followed.

Note that this program is not correct on a machine without a pipeline.

**A β machine with a 4-stage pipeline**

- The following figure shows an outline of an implementation of the β machine with a 4-stage pipeline.

- The stages are: IF, RF, ALU, and MEM/WB.

- The registers appear as a combinatorial circuit when read from, and as a clocked circuit when written to.

- The registers appearing at the bottom of the figure are identical to those appearing at the top.

**The operation of the 4-stage pipeline**

At any time, there are four instructions being executed.

Consider for example the following program:

ADDC(r1, 1, r2)

SUBC(r1, 1, r3)

XOR(r1, r5, r1)

MUL(r2, r6, r0)

The state of the pipeline evolves as described below.
The operation of the 4-stage pipeline: the problem with data conflicts

Consider for example the following program:

```
ADD(r1, r2, r3)
CMPLEC(r3, 100, r0)
MULC(r1, 100, r4)
SUB(r1, r2, r5)
```

The instruction **CMPLEC** needs at time \(i+2\) the content of the register \(r3\) that will only be written at the end of cycle \(i+3\).

The instruction **CMPLEC** needs at time \(i+2\) the content of the register \(r3\) that will only be written at the end of cycle \(i+3\).

A first solution is to modify the program in order to eliminate data conflicts.

```
ADD(r1, r2, r3)
MULC(r1, 100, r4)
SUB(r1, r2, r5)
CMPLEC(r3, 100, r0)
```

The operation of the 4-stage pipeline: the problem with data conflicts – software solution

A hardware solution is to block the pipeline (and insert **NOP** instructions) when there are data conflicts.

The operation of the 4-stage pipeline: the problem with data conflicts – hardware solution 1

A second hardware solution introduces **bypass** paths that make it possible to use directly the output of the ALU, instead of the output of the registers.

• It is also necessary to have access to the output of the WB stage, when the conflicting instructions are separated by another instruction.
Other problems to consider with respect to pipelines

- The conflict between a LD instruction and the instruction just following it cannot be solved by a bypass path.

- Reading from memory might be slow, which forces a longer cycle time. One solution is to add a pipeline stage and allow two cycles for memory reads.

- When executing a branch/jump, the correct LP must be saved, and similarly for XP upon exceptions. The requirement is to maintain coherence between the return address saved and what has already been executed.